

## PECVD Interfacial Oxide/*n*-Poly Si Stacks for POLO-IBC Solar Cells

V. Mertens<sup>1</sup>, S. Dorn<sup>1</sup>, Y. Larionova<sup>1</sup>, N. Ambrosius<sup>3</sup>,  
A. Vogt<sup>3</sup>, T. Pernau<sup>4</sup>, H. Haverkamp<sup>4</sup>, R. Brendel<sup>1, 2</sup>,  
T. Dullweber<sup>1</sup>


<sup>1</sup>Institute for Solar Energy Research Hamelin (ISFH), Germany

<sup>2</sup>Leibniz Universität Hannover, Germany

<sup>3</sup>LPKF Laser & Electronics AG, Germany

<sup>4</sup>centrotherm international AG, Germany

# Motivation and overview



- POLO IBC: implementation of poly-silicon on in a solar cell structure with high reuse of PERC processing steps<sup>\*1,2</sup>
- High simulated efficiency potential of 25.5%<sup>\*3</sup>



<sup>\*1</sup>: EE. Bende et al., 7<sup>th</sup> Metallization and Interconnection Workshop, Konstanz, Germany (2017).

<sup>\*2</sup>: F. Haase et al., Proc. of the 46<sup>th</sup> IEEE PVSC, Chicago, IL, USA, 2200-2206 (2019).

<sup>\*3</sup>: C. N. Kruse et al., Scientific Reports, 11, 999 (2021).

<sup>\*4</sup>: M. Stöhr, 37<sup>th</sup> EUPVSEC, 521 (2020).

<sup>\*5</sup>: T. Dullweber, SNEC (2021).



- POLO IBC: implementation of poly-silicon on in a solar cell structure with high reuse of PERC processing steps<sup>\*1,2</sup>
- High simulated efficiency potential of 25.5%<sup>\*3</sup>
- Our process approach<sup>\*4</sup>:  
Local deposition of PECVD-SiO<sub>x</sub>N<sub>y</sub>/ *n*-a-Si through a glass shadow mask from LPKF laser & Electronics
- Current status (244.32 cm<sup>2</sup>): 23.7% (fabrication calibration by ISE CalLab)

<sup>\*1</sup>: EE. Bende et al., 7<sup>th</sup> Metallization and Interconnection Workshop, Konstanz, Germany (2017).

<sup>\*2</sup>: F. Haase et al., Proc. of the 46<sup>th</sup> IEEE PVSC, Chicago, IL, USA, 2200-2206 (2019).

<sup>\*3</sup>: C. N. Kruse et al., Scientific Reports, 11, 999 (2021).

<sup>\*4</sup>: M. Stöhr, 37<sup>th</sup> EUPVSEC, 521 (2020).

<sup>\*5</sup>: T. Dullweber, SNEC (2021).

# POLO IBC process flow

Texture

Rear side polish+clean

PECVD  $\text{SiO}_x\text{N}_y$  + *n*-a-Si

*n*-poly Si anneal in  $\text{N}_2$  atm.

Front side  $\text{AlO}_x/\text{SiN}_x$

Rear side  $\text{AlO}_x/\text{SiN}_x$

LCO  $\text{AlO}_x/\text{SiN}_x$  regions

Screen print Ag/ *n*-poly regions

Screen print Al/  
 $\text{AlO}_x/\text{SiN}_x$  regions

Fast firing



**PECVD  $\text{SiO}_x\text{N}_y$  and *n*-a Si:**  
c.plasma tool from centrotherm



- Process step from PERC+
- New process step

# PECVD *n*-poly Si

- One-sided deposition technique → suitable for various cell concepts like Topcon, IBC, ...
- Excellent surface passivation after firing step<sup>\*1</sup>
- Option to use in-situ grown PECVD SiO<sub>x</sub>N<sub>y</sub> from N<sub>2</sub>O plasma
- Structured deposition through glass shadow mask possible → IBC cell application





<sup>\*1</sup>M. Stöhr et al., ACS Appl. Energy Mater., 4 (5), 4646–4653 (2021)



# Shadow masks for local PECVD $\text{SiO}_x\text{N}_y$ / n-a-Si fingers


## IBC shadow masks



- LPKF Laser & Electronics AG manufactures glass shadow masks with their proprietary Laser-Induced Deep Etching (LIDE) technology for glass structuring
- optimization of shadow mask design for IBC process by ISFH and LPKF

# PECVD deposition through glass shadow masks

Light microscope image post PECVD



- Glass mask reduces deposition rate for *n-a-Si* to ~60% compared to full area
- increased deposition time with glass mask not significant for total process time
- Reduced layer thickness also for PECVD  $\text{SiO}_x\text{N}_y$

**adjust oxide thickness experimentally, no easy to apply measurement techniques available**


- Variation of interfacial oxide thickness for PECVD SiO<sub>x</sub>N<sub>y</sub> for optimum contact passivation and current transport

## Process optimization on POLO IBC solar cells

A1	A2	A3	A4
Wet. chem. SiO <sub>x</sub>	SiO <sub>x</sub> N <sub>y</sub>		
~1.7 nm	«thin»	«medium»	«thick»
PECVD n-poly Si, ~150 nm			
Polysilicon anneal in N <sub>2</sub> atm.:			
850°C			









# SiO<sub>x</sub>N<sub>y</sub> thickness variation



Reference with wet chem. SiO<sub>x</sub> interface at 23.5% median efficiency

SiO<sub>x</sub>N<sub>y</sub>: significant impact of oxide thickness on efficiency ranging from 23.0% to 23.75%

# SiO<sub>x</sub>N<sub>y</sub> experiment in detail



Wet chem. SiO<sub>x</sub>      SiO<sub>x</sub>N<sub>y</sub>  
 thickness →

Wet chem. SiO<sub>x</sub>      SiO<sub>x</sub>N<sub>y</sub>  
 thickness →

Wet chem. SiO<sub>x</sub>      SiO<sub>x</sub>N<sub>y</sub>  
 thickness →

- Voc goes through an optimum with increasing oxide thickness
- Fill factor shows decrease with increasing oxide thickness  
 → root cause is R<sub>s</sub>

**„medium“ SiO<sub>x</sub>N<sub>y</sub> thickness gives optimum for passivation and current transport**

- Investigate O<sub>2</sub> plasma oxidation (PECVD SiO<sub>x</sub>) as environmental friendly alternative to N<sub>2</sub>O

**Achieves SiO<sub>x</sub> similar passivation quality and transport properties as SiO<sub>x</sub>N<sub>y</sub>?**


- Compare solar cell optimization by PECVD SiO<sub>x</sub> thickness to variation of *n*-poly Si anneal temperature

A3	B1	B2	B3	B4	B5	B6	B7
SiO <sub>x</sub> N <sub>y</sub>	SiO <sub>x</sub>		SiO <sub>x</sub>			SiO <sub>x</sub>	
«med»	«thin»		«medium»			«thick»	
PECVD n-poly Si, ~150 nm							
Polysilicon anneal in N <sub>2</sub> atm.:							
850°C	800°C	825°C	850°C	800°C	825°C	850°C	850°C

# PECVD SiO<sub>x</sub>: var of thickness and *n*-poly anneal Temp.




T anneal (°C): 850    800-825-850    800-825-850    850



# PECVD SiO<sub>x</sub>: var of thickness and *n*-poly anneal Temp.



T anneal (°C): 850    800-825-850    800-825-850    850




- SiO<sub>x</sub>: optimum conditions lead to 23.6% efficiency, close to SiO<sub>x</sub>N<sub>y</sub>
- Optimum anneal temperature increases for thicker SiO<sub>x</sub> from 800°C to 825°C





# PECVD SiO<sub>x</sub>: var of thickness and *n*-poly anneal Temp.



T anneal (°C): 850    800-825-850    800-825-850    850




850    800-825-850    800-825-850    850



- SiO<sub>x</sub> break-up with increasing anneal T leads to decreasing V<sub>oc</sub> but also improved R<sub>s</sub>


# PECVD SiO<sub>x</sub>: „implied Voc samples“ and full solar cells

- Same trend for  $V_{oc}$  data from full solar cells and  $iV_{oc}$  data for solar cells w/o metallization
- Support of oxide break up effect as root cause for  $V_{oc}$  loss with increasing anneal T
- Difference between  $iV_{oc}$  and  $V_{oc}$  ~20 mV due to LCO contacts
- Optimization by LCO layout adjustments, Al paste



## Material specifications




- p-type material, Ga-doped
- Resistivity range: 0.7 Ohm\*cm – 5 Ohm\*cm
- Wafer thicknesses: ~150  $\mu\text{m}$
- Lifetime test with a POLO IBC like test structure:
  - front side textured, rear side polished
  - rear passivation stack: n-type poly-Si/  $\text{AlO}_x/\text{SiN}_x$
  - front side passivation:  $\text{AlO}_x/\text{SiN}_x$



# Resistivity dependant lifetime characterization for two p-type Si ingots




NorSun



Implied  $V_{oc}$  level around 735 mV or better over the resistivity range investigated

# Estimated bulk lifetimes for p-type Si material investigated







- Calculation of bulk lifetime with  $J_{0, surfaces} = 8\text{ fA/cm}^2$
- Limits: intrinsic lifetime and BO defect deactivated + intr.
- Experimental bulk lifetimes:
  - in the range of BO deact.+intr. lifetime
  - Low resi range partly significantly better

A. Richter et al., Phys. Rev. B 86, 165202 (2012).

D. Walter et al., Prog. Photovolt. 24, 920 (2016).






- LeTID test for different resistivities of silicon wafer material
- Stable implied Voc values up to 10h, then
- degradation in  $J_{0, surface}$  leads to decreasing  $iV_{oc}$   
 → Further investigations ongoing

# Summary

- PECVD-n-poly-Si


In-situ PECVD  $\text{SiO}_x\text{N}_y$  and  $\text{SiO}_x$  allow fine tuning by thickness variation similar to poly Si anneal temperature or thermal  $\text{SiO}_2$

PECVD  $\text{SiO}_x\text{N}_y$  and  $\text{SiO}_x$  show so far similar efficiencies



- POLO-IBC solar cells:


efficiencies of 23.7%, implied  $V_{oc}$  values around 742 mV for cells w/o metal



- Characterization of p-type silicon material from 0.7 to 4 Ohm\*cm:

$iV_{oc}$  around 735 mV in resistivity range for POLO-IBC like test structures

So far, no significant LETID degradation detected,  $J_{0, surface}$  degradation under investigation



# Acknowledgements



Funding was provided by:

- the German Federal Ministry for Economic Affairs and Energy within the R&D projects UltraPERC, GENESIS and POPEI, by our industry partners LPKF and centrotherm, by the State of Lower Saxony and the European Union's Horizon Europe research and innovation program under grant agreement No.101084259, project IBC4EU
- **Thank you for your attention !**



Supported by:



Federal Ministry  
for Economic Affairs  
and Climate Action

on the basis of a decision  
by the German Bundestag

IBC4 EU



State of Lower Saxony,  
Germany

